A novel reconfigurable architecture of a DSP processor for efficient mapping of DSP functions using field programmable DSP arrays
نویسندگان
چکیده
منابع مشابه
Field Programmable DSP Arrays - A Novel Reconfigurable Architecture for Efficient Realization of Digital Signal Processing Functions
Digital Signal Processing functions are widely used in real time high speed applications. Those functions are generally implemented either on ASICs with inflexibility, or on FPGAs with bottlenecks of relatively smaller utilization factor or lower speed compared to ASIC. The proposed reconfigurable DSP processor is redolent to FPGA, but with basic fixed Common Modules (CMs) (like adders, subtrac...
متن کاملMapping of DSP Algorithms on Field Programmable Function Arrays
This position paper1 discusses reconfigurability issues in low-power handheld multimedia systems. A reconfigurable systems-architecture is introduced, with a focus on a Field Programmable Function Array (FPFA). Application domain specific algorithms determine the granularity of FPFA processor tiles. Several algorithms are discussed and mapped onto a FPFA processor tile.
متن کاملPragma-Based Approach For Mapping DSP Functions On A Coarse Grained Reconfigurable Architecture
The complexity of System-on-Chips are growing exponentially. This increase in complexity demands from the algorithmic designers to improve their methodology for mapping applications (which are also becoming more advanced) on these complex hardware. A way of dealing with this complexity is to raise the level of abstraction and move towards Electronic System Level design tools but this move also ...
متن کاملEvaluation of a Low-Power Reconfigurable DSP Architecture
Programmability is an important capability that provides flexible computing devices, but it incurs significant performance and power penalties. We have proposed an architecture that relies on dynamic reconfiguration of hardware resources to implement low-power and programmable processors for DSP applications. In this paper, we evaluate this architectural approach and compare it to other program...
متن کاملA hybrid DBNS processor for DSP computation
This paper introduces a modification to an index calculus representation for the Double-Base Number System (DBNS). The DBNS uses the bases 2 and 3; it is redundant (very sparse) and has a simple two-dimensional representation. An extremely sparse form of the DBNS uses a single non-zero digit to represent any real number with arbitrary precision. In this case the single digit can be identified b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGARCH Computer Architecture News
سال: 2013
ISSN: 0163-5964
DOI: 10.1145/2490302.2490304